

Generalized Staircase Codes with Arbitrary Bit Degree

Mohannad Shehadeh, Frank R. Kschischang, and Alvin Y. Sukmadji

Department of Electrical and Computer Engineering, University of Toronto, Toronto, Ontario, M5S 3G4, Canada
mshehadeh@ece.utoronto.ca, frank@ece.utoronto.ca, asukmadji@ece.utoronto.ca

Abstract: We introduce a natural generalization of staircase codes in which each bit is protected by arbitrarily many component codewords rather than two. This enables powerful energy-efficient FEC based on iterative decoding of Hamming components. © 2023 The Author(s)

1. Overview

Staircase codes [1] and their generalizations [2] have proven to be a highly-competitive paradigm for high-rate, high-throughput, and high-reliability forward error correction (FEC). Such codes use syndrome-domain iterative bounded distance decoding of algebraic component codes to enable high decoder throughputs with relatively low internal decoder data-flow. Furthermore, their block-convolutional structures translate to natural pipelining and parallelism the combination of which is essential to efficient hardware designs. These properties make them uniquely suited for next-generation FEC systems which are characterized by terabit per second throughputs and stringent energy-efficiency requirements.

Staircase codes and related product-like codes [2] typically protect each coded bit with two t -error-correcting Bose–Chaudhuri–Hocquenghem (BCH) component codes. This typically requires that $t \geq 3$ to achieve error floors below 10^{-15} [3] which imposes a limit on our ability to improve the energy-efficiency of such schemes since the power consumption of a BCH decoder circuit is roughly proportional to t^2 [4]. Motivated by this, we propose a natural, non-trivial generalization of staircase codes in which each bit is protected by an arbitrary number of component codewords rather than only two. The number of component codewords protecting each bit is termed the *bit degree*. This allows us to weaken the component codes down to $t = 1$ components while still achieving error floors below 10^{-15} by compensating with a higher bit degree. Reasoning heuristically, we expect such schemes to be more energy-efficient than those employing a smaller number of stronger components since a given correctable error pattern can be corrected with less energy assuming a t^2 power estimate for the correction of an equal share t of the errors by each component. We further anticipate improved performance–complexity–latency tradeoffs in a wider variety of contexts in light of recent works [5,6] which accomplish such goals via new product-like codes with bit degree increased from two to three.

2. Code Construction

As with classical staircase codes [1], a code is an infinite sequence B_0, B_1, B_2, \dots of $S \times S$ matrices satisfying certain constraints. Matrix entries are from the binary field \mathbb{F}_2 for concreteness but non-binary alphabets are straightforwardly accommodated. We assume zero-based indexing of matrices with the (i, j) th entry of a matrix B denoted by $(B)_{(i,j)}$ and the index set $\{0, 1, \dots, S-1\}$ denoted by $[S]$. Next, we specify a *memory parameter* M along with a collection of $M+1$ permutations $\pi_k: [S] \times [S] \rightarrow [S] \times [S]$ indexed by $k \in [M+1]$. In other words, for each $k \in [M+1]$, we have an invertible function π_k which maps each $(i, j) \in [S] \times [S]$ to $\pi_k(i, j) \in [S] \times [S]$. We further define $\Pi_k: \mathbb{F}_2^{S \times S} \rightarrow \mathbb{F}_2^{S \times S}$ to be the invertible function mapping a matrix $B \in \mathbb{F}_2^{S \times S}$ to its permuted copy $\Pi_k(B) \in \mathbb{F}_2^{S \times S}$ according to π_k . In particular, the entries of $\Pi_k(B)$ are given by $(\Pi_k(B))_{(i,j)} = (B)_{\pi_k(i,j)}$. Finally, we specify a set of $M+1$ distinct integers $d_0 < d_1 < \dots < d_M$ termed a *ruler* and a linear, systematic t -error-correcting *component code* $\mathcal{C} \subseteq \mathbb{F}_2^{(M+1)S}$ of length $(M+1)S$ and dimension $(M+1)S - r$ thus having r parity bits. We can without loss of generality assume that $d_0 = 0$ and that $\Pi_0(B) = B$ or, equivalently, that $\pi_0(i, j) = (i, j)$.

A generalized staircase code is then defined by the constraint that the rows of the $S \times (M+1)S$ matrix

$$\begin{pmatrix} \Pi_M(B_{i-d_M}) & \Pi_{M-1}(B_{i-d_{M-1}}) & \cdots & \Pi_1(B_{i-d_1}) & B_i \end{pmatrix} \quad (1)$$

belong to \mathcal{C} for all integers $i \geq d_M$ and the initialization condition $B_0 = B_1 = \dots = B_{d_M-1} = 0_{S \times S}$ where $0_{S \times S}$ is the all-zero matrix. These first d_M blocks need not be transmitted since they are fixed and encoding can be performed recursively similarly to [1]. In particular, an $S \times (S - r)$ block of information bits is adjoined to M permuted

previously encoded blocks to produce an $S \times r$ block of parity bits which, when adjoined to the information block, produces a block B_i such that the rows of (1) are codewords of \mathcal{C} . As such, each block B_i contains $S - r$ information columns and r parity columns yielding a nominal or unterminated code rate of $R_{\text{nominal}} = 1 - r/S$. While the construction so far guarantees that each bit is protected by $M + 1$ component codewords, we further require the property that distinct component codewords intersect in at most one bit as in classical staircase codes [1]. This property is essential to error floor performance and in fact guarantees that the lowest weight of an uncorrectable error pattern under iterative decoding is at least $(M + 1)t + 1$. Achieving this property requires a careful and non-trivial choice of the permutations and ruler defining the code in (1).

It can be shown that if the ruler is a *Golomb ruler* [7, Part VI: Chapter 19] of order $M + 1$ and the $M + 1$ permutations of $[S] \times [S]$ define an $(M + 1, S)$ -net [7, Part III: Chapter 3], then distinct component codewords will intersect in at most one bit. Both Golomb rulers and nets are well-studied combinatorial objects found in the standard reference [7] and both have been separately applied to code design, e.g., in [8] and [9] respectively. We begin by defining the first of these objects. The ruler $0 = d_0 < d_1 < \dots < d_M$ is said to be a *Golomb ruler* of order $M + 1$ and length d_M if all positive differences $d_j - d_i$ with $j > i$ are distinct. While any Golomb ruler suffices for our purposes, an *optimal* Golomb ruler, which is one having the smallest possible length d_M for a given order $M + 1$, is preferable since this minimizes the encoding and decoding memory requirements. Optimal Golomb rulers of order $M + 1$ for $M \in \{1, 2, 3, 4\}$ are given by $\{0, 1\}$, $\{0, 1, 3\}$, $\{0, 1, 4, 6\}$, and $\{0, 1, 4, 9, 11\}$ with these and optimal rulers of order up to $M + 1 = 20$ given in [7, Part VI: Chapter 19].

Next, we must define $(M + 1, S)$ -nets. While a standard definition is given in [7, Part III: Chapter 3], it suffices for our purposes to note that such an object is equivalent to our $M + 1$ permutations of $[S] \times [S]$ with the added property that for all distinct $k, k' \in [M + 1]$, any row of $\Pi_k(B)$ has precisely a single element in common with any row of $\Pi_{k'}(B)$. A variety of algebraic constructions of such permutations are possible and we provide two such choices which are valid for $M \leq \text{lpf}(S)$ where $\text{lpf}(S)$ denotes the least prime factor of S . We take $\pi_0(i, j) = (i, j)$ and define for $k \in \{1, 2, \dots, M\}$

$$\pi_k(i, j) = (j, i + (k - 1)j) \pmod{S}. \quad (2)$$

An alternative option is to take

$$\pi_k(i, j) = (-(k - 1)i + j, (1 - (k - 1)^2)i + (k - 1)j) \pmod{S} \quad (3)$$

which has the advantage over (2) of being a family of involutions, i.e., having $\pi_k = \pi_k^{-1}$. Note that for either choice (2) or (3), we recover classical staircase codes [1] in the case of $M = 1$ since we get that $\pi_1(i, j) = (j, i)$ or equivalently $\Pi_1(B) = B^T$. However, we emphasize that for $M > 1$, we must choose S to be such that $M \leq \text{lpf}(S)$ otherwise an $(M + 1, S)$ -net is not formed and the error floor performance suffers. If $S = p$ a prime number, then this condition simply becomes that $M \leq S$. Other choices for the permutations are possible with more flexibility in the admissible values of S if needed by considering the results in [7, Part III: Chapter 3].

3. Simulation Results

We consider the use of the proposed codes with single-error-correcting, double-error-detecting extended Hamming components along with the permutations (3) and the aforementioned optimal Golomb rulers. The component code \mathcal{C} of length $(M + 1)S$ and dimension $(M + 1)S - r$ is then obtained by shortening a parent extended Hamming code of length 2^{r-1} where $r - 1 = \lceil \log_2((M + 1)S) \rceil$. We perform sliding window decoding of W consecutive blocks at a time where one iteration comprises decoding all constraints in the window consecutively similarly to [1]. To facilitate simulation of the waterfall regime where error propagation events dominate, we convert to a block code via a termination-like strategy in which a frame is formed from F consecutive blocks. For the last W of these F blocks, the information portion is presumed to be zero and only the parity portion is transmitted with the encoder and decoder state being reset between consecutive frames. This results in a block code rate of $R = ((S - r)(F - W))/(S(F - W) + Wr)$ which approaches $R_{\text{nominal}} = 1 - r/S$ as F tends to infinity.

A highly-optimized software-based simulator capable of achieving simulated throughputs of several gigabits per second per core of a modern multi-core consumer processor was developed and allows for direct verification of sub- 10^{-15} error floors. This is enabled in part by the simplicity of syndrome decoding of Hamming components. A few representative design examples are considered with parameters given in Table 1 and the corresponding simulation results given in Fig. 1 as bit error rate (BER) curves. We assume transmission across a binary symmetric channel (BSC) parameterized by the equivalent gap to the hard-decision Shannon limit under binary phase-shift keying (BPSK) transmission on an additive white Gaussian noise (AWGN) channel at the respective rates R of the codes considered. The last two columns of Table 1 provide the gap to the hard-decision Shannon limit along with the corresponding BSC crossover probability or input BER for the last point of each curve, i.e., the point with least (output) BER. Where zero bit errors were measured, a dashed line is used in Fig. 1 to indicate the simulated operating point with the number of error-free bit transmissions also indicated. For all but the last code considered,

we simulate the transmission of at least 10^{16} bits at the last plotted operating point, providing strong confidence that BERs are below 10^{-15} . Relative to codes using two triple-error-correcting BCH components per bit in [1–3], the proposed codes perform roughly 0.2 to 0.5 dB worse in terms of the gap to the hard-decision Shannon limit as the code overhead ranges from 2% to 25%. In return, we expect significantly reduced power consumption.

Table 1. Simulation parameters.

S	M	r	F	W (blocks)	W (Mbits)	R_{nominal}	R	iterations	gap (dB)	input BER
669	3	13	725	21	9.399	0.98057	0.98000	3	0.585	9.86e-4
409	3	12	926	21	3.513	0.97066	0.97000	3	0.650	1.57e-3
307	3	12	885	21	1.979	0.96091	0.96000	4	0.750	2.09e-3
179	4	11	1634	36	1.153	0.93855	0.93725	4	0.950	3.25e-3
47	4	9	912	48	0.106	0.80851	0.80000	6	1.850	1.05e-2




Fig. 1. Simulation results for parameters in Table 1.

References

1. B. P. Smith, A. Farhood, A. Hunt, F. R. Kschischang, and J. Lodge, “Staircase codes: FEC for 100 Gb/s OTN,” *J. Light. Technol.* **30**, 110–117 (2012).
2. A. Y. Sukmadji, U. Martínez-Peñas, and F. R. Kschischang, “Zipper codes,” *J. Light. Technol.* **40**, 6397–6407 (2022).
3. C. Fougstedt and P. Larsson-Edefors, “Energy-efficient high-throughput VLSI architectures for product-like codes,” *J. Light. Technol.* **37**, 477–485 (2019).
4. W. Liu, J. Rho, and W. Sung, “Low-power high-throughput BCH error correction VLSI design for multi-level cell NAND flash memories,” in *IEEE Workshop Signal Process. Syst. Des. and Implementation*, (2006), pp. 303–308.
5. A. Y. Sukmadji, F. R. Kschischang, and M. Shehadeh, “Generalized spatially-coupled product-like codes using zipper codes with irregular degree,” <https://arxiv.org/abs/2310.13825>. To appear in *GLOBECOM 2023 Workshop on Channel Coding Beyond 5G*.
6. M. Barakatain, Y. Hashemi, B. Karimi, H. Ebrahimzad, and C. Li, “Low-complexity zipper-LDPC and low-latency zipper-BCH concatenated codes,” *J. Light. Technol.* (2023).
7. C. J. Colbourn and J. H. Dinitz, eds., *Handbook of Combinatorial Designs* (Chapman & Hall/CRC, 2007).
8. J. Robinson and A. Bernstein, “A class of binary recurrent codes with limited error propagation,” *IEEE Trans. Inf. Theory* **13**, 106–113 (1967).
9. S. J. Johnson and S. R. Weller, “Codes for iterative decoding from partial geometries,” *IEEE Trans. Commun.* **52**, 236–243 (2004).