# Ultra-Compact and Ultra-Broadband Mode (De)Multiplexer Utilizing an Asymmetrical Coupler with SWG and Cascaded Tapered Waveguide

## Zakriya Mohammed $^{1,\,\dagger},$ Bruna Paredes $^{2,\,\dagger},$ and Mahmoud Rasras $^2$

<sup>1</sup>Electrical and Computer Engineering, New York University-Tandon School of Engineering, Brooklyn, NY 11201, USA <sup>2</sup>Electrical and Computer Engineering, New York University-Abu Dhabi, Abu Dhabi 129188, UAE <u>2m775@nyu.edu</u>, <sup>†</sup>Equal Contribution

**Abstract:** A 25  $\mu$ m two-mode (de)multiplexer on a silicon-on-insulator platform is demonstrated. Operating in 200 nm bandwidth, it achieves low insertion-loss (< 0.9 dB), minimal crosstalk (< 18.8 dB), and clear eye diagrams at 64 Gbit/s. © 2024 The Author(s)

## 1. Introduction

In the context of high-density on-chip interconnects, waveguide mode-division multiplexing (MDM) stands out as a remarkable technique for attaining significant bandwidth scalability. Conventional approaches such as wavelength-division multiplexing (WDM) and polarization-division multiplexing (PDM) have built-in drawbacks. WDM is constrained by the system's limited number of wavelength channels, whereas PDM only offers two degrees of freedom for data handling [1,2].

For an MDM link to be effective, high-performance mode (de)multiplexers are required. These multiplexers have been implemented on the silicon-on-insulator (SOI) platform using a variety of design methods. These approaches include multimode interferometers (MMI) [3], asymmetric Y-junctions [4], asymmetric directional couplers (ADC) [5], and adiabatic couplers [6]. MMI-based couplers have a high fabrication tolerance but a complex structural design and a sizable device footprint. Significant insertion losses are introduced by asymmetric Y-junctions. Broad bandwidth operation and low fabrication sensitivity are two benefits of adiabatic couplers; however, adiabatic mode evolution necessitates a sufficiently long coupling length. Tapered ADCs require longer coupling lengths, regardless of their higher fabrication tolerance. Recent work on mode multiplexers integrating adiabatic couplers with subwavelength gratings (SWGs) has demonstrated compact devices with a broad wavelength range and support for numerous higher-order optical modes. However, their footprint, exceeding 50  $\mu$ m for a single device, remains a challenge for dense integration, prompting the need for more compact wideband mode multiplexers [7].

In this work, we present an ultra-compact (25  $\mu$ m) and wideband (200 nm) subwavelength grating (SWG)based two-mode (de)-multiplexer integrated on an SOI platform. The device attains state-of-the-art performance by employing a novel configuration that combines a cascaded tapered strip waveguide with an SWG-based waveguide. Here, two tapered waveguides are cascaded to effectively phase match shorter and longer wavelengths centered around 1550 nm. Furthermore, the device's performance was evaluated under a non-return-to-zero (NRZ) data transmission link experiment. This is the first system demonstration at 64 Gbit/s speed of an on-chip SWG-based mode demultiplexer on an SOI platform, to the best of our knowledge.

### 2. Device Design and Operation Principle

Figure 1 depicts the schematic of the proposed multiplexer. This design features an asymmetrical coupler, which consists of an SWG-based single-mode waveguide named "access waveguide" separated by a constant gap (G) from a second single-mode waveguide referred to as the "bus waveguide." The bus waveguide tapers (cascaded) into a multimode waveguide.



2.65 Effective index [neff] STRIF TEO SWG 2.25 Waz Wa Waz 1.85 Wb TEO TE1 1.45 300 400 500 600 700 Waveguide width [nm]

Fig. 1. Schematic of the proposed two-mode multiplexer.



The functionality of this device relies on mode coupling between the two waveguides, governed by a phase-matching condition. Specifically, the effective refractive index of the TE0 mode in the access waveguide phase matches the effective refractive index of TE1 in the bus waveguide. Simultaneously, the fundamental TE mode injected into the bus waveguide remains TE0 due to a phase mismatch, resulting in minimal crosstalk.

In Figure 2, we illustrate the critical phase-matching condition that must be met between the TE0 mode in the access waveguide and the TE1 mode in the bus waveguide. Specifically, we focus on achieving phase matching at a center wavelength of 1550 nm, where the width of the access waveguide (Wb1) aligns with the width of the bus waveguide (Wa). It's important to note that this phase-matching condition is susceptible to disruption due to even minor variations in the fabrication process. Such deviations are especially problematic in the context of typical asymmetrical directional couplers (ADCs). To address this challenge and enhance the stability and performance of these couplers, we propose the implementation of a multi-section tapered ADC. In this approach, the bus waveguide is tapered in multiple sections, centered around the initially determined phase-matching width. The first section of the strip waveguide in the coupler region is tapered from Wa1 to Wa2 (specifically, 570 nm) over a length of La1 (1  $\mu$ m). A second section, extending the taper to Wa3 (655 nm) with a length of La2 (4.5  $\mu$ m), enables phase matching at higher wavelengths. By allowing for a width variation of ±60 nm, we ensure that strong coupling remains achievable throughout the entire L- and C-bands, thereby stabilizing higher-order modes in the waveguide. In the case of the SWG-based waveguide, we select widths of Wb1 (400 nm) tapered to Wb2 (200 nm) and introduce a length of Lb3 (3.9  $\mu$ m) to prevent back coupling and effectively diffract any remaining light in the single-mode waveguide.

#### 3. Simulations and Measurements

3D FDTD simulations are used to assess the (de)multiplexer performance at a 1550 nm central wavelength. Figure 3 (a) and (b) display the simulated light propagation for a complete multiplexer-demultiplexer link, involving 11/O1 and 12/O2 ports. In this design, light entering 11 maintains TE0 mode across device sections and exits at O1. Light in I2 transitions from TE0 to TE1 and back to TE0 at O2 (causing insertion loss), with any residual light traveling to O1 as crosstalk.



Fig.3. Simulated light propagation at 1550 nm for light coupled to (a) port I1 and (b) port I2.

Table 1. Performance comparison with the literature

Ref	Structure	Length [µm]	Bandwidth [nm]	IL [dB]	CT [dB]
[3]	Cascaded MMI	136	1520-1580	<1.8	<20
[4]	Asymmetric Y-Junction	60	1513-1619	< 0.56	<9.1
[5]	Tapered ADC	68	1525-1590	<1.6	<26
[6]	Adiabatic coupler	260	1460-1640	<1	<13
[7]	AC+SWG	50	1460-1625	<1.9	<15
This work	Cascaded Taper +SWG	25	1450-1650	<0.9	<18.7



Fig. 4. SEM capture of the fabricated MDM link.



mode conversion loss [I2O2] and TE0-TE0 crosstalk [I2O1].

The two-mode multiplexer was fabricated on an SOI platform with a 220 nm silicon layer and a 2  $\mu$ m box oxide using the NanoSOI process at Applied Nanotools Inc. Figure 4 presents SEM images of the device. Experimental characterization was conducted through edge coupling. The MDM link, spanning 200 nm around the C-band, demonstrated high performance. At 1550 nm, the TE0-TE0 (I1/O1) insertion loss [IL] and crosstalk [CT] (I1/O2)

measured 0.9 dB and -18.7 dB (refer to Fig. 5a). For TE0-TE1-TE0 mode conversion (I2/O2) and TE0-TE0 crosstalk (I2/O1) [Fig. 5b], the maximum IL and CT were 2.3 dB and -18.6 dB, respectively. Table I provides a performance comparison with similar SOI multiplexers. Notably, our device achieves a compact footprint with a 25 µm length (the entire MDM link [Mux+Demux] spans 55 µm) while maintaining high performance and broadband response. Moreover, our device exhibits a straightforward design with minimal sensitivity to fabrication variations. In contrast, prior mode multiplexers often compromised footprint or bandwidth to improve other metrics.

## 4. System Demonstration

The fabricated device underwent further comprehensive characterization utilizing an amplitude-modulated signal. This experimental setup is depicted in Figure 6. To generate a NRZ-OOK pseudorandom binary sequence (PRBS) of length 2<sup>31</sup>-1 at data rates of 40 and 64 Gbit/s, a Keysight 64 Gbaud M8045A pattern generator was employed. The signal modulation of a tunable laser centered at 1550 nm is performed by means of a Thorlabs LN05S 40 gigahertz (GHz) intensity Mach-Zehnder modulator. The modulator was DC-biased at 3.5 V. Furthermore, it was driven by an SHF S807C RF amplifier. To enhance the optical signal's strength prior to its introduction to the silicon chip, a polarization-maintaining booster optical amplifier (Thorlabs S9FC1004P) was incorporated into the setup. Additionally, polarization controllers were positioned both before the modulator and after the amplifier to ensure the maintenance of TE-polarized light throughout the experimental configuration.



Fig. 7. Captured eye diagrams of the modulated input signal with (a) 40 Gbit/s, and (b) 64 Gbit/s. Eye-diagrams of the demultiplexed signal at I1/O1 insertion loss with (c) 40 Gbit/s, and (d) 64 Gbit/s; and at I2O2 mode conversion loss with (e) 40 Gbit/s, and (f) 64 Gbit/s.

Figures 7 (a) and (b) illustrate the optical input and the subsequently pre-amplified signal, modulated at rates of 40 and 64 Gbps, respectively. Following this initial phase, the output signal undergoes further amplification employing a polarization-insensitive semiconductor optical amplifier (Thorlabs S7FC1013S). The optical signals corresponding to the input/output pairs, designated as I1/O1 and I2/O2 (as illustrated in Fig. 5), are then captured through the application of a Keysight Infinium DCA-X 86100D wide-bandwidth oscilloscope. Figures 7 (c-f) portray open-eye diagrams for each of the demultiplexed signals. These diagrams serve as a clear indicator of the device's performance, characterized by a high extinction ratio.

## Acknowledgment

This research was supported by the NYUAD Center for Cyber Security. The experimental characterization was conducted in the NYUAD Photonics Lab and simulations were performed on the High-Performance Computing resources at NYUAD. We are very thankful to Nikolas Giakoumidis and the Core Technology Platform Facility (CTP) for all the technical and instrumentation support.

# References

 Y. Yu et al., "Intra-chip optical interconnection based on polarization division multiplexing photonic integrated circuit," Optics Express 25, 28330-28336 (2017).

- [2] Z. Mohammed, B. Paredes, and M. Rasras, "A CMOS Compatible On-Chip MMI based Wavelength Diplexer with 60 Gbit/s System Demonstration," in Optical Fiber Communication Conference (OFC), San Diego, California, USA, 2022, pp. 1-3.
- [3] D. Chack, S. Hassan, and M. Qasim, "Broadband and low crosstalk silicon on-chip mode converter and demultiplexer for mode division multiplexing," Journal of Applied Optics 59, 3652-3659 (2020).
- [4] H-C. Chung, K-S. Lee, and S-Y. Tseng, "Short and broadband silicon asymmetric Y-junction two-mode (de)multiplexer using fast quasiadiabatic dynamics," Optics Express 25, 13626-13634 (2017).
- [5] Y. Sun, Y. Xiong, and W. N. Ye, "Experimental demonstration of a two-mode (de)multiplexer based on a taper-etched directional coupler," Optics Letters, 41, 3743-3746 (2016).
- [6] J. Xing, Z. Li, X. Xiao, J. Yu, and Y. Yu, "Two-mode multiplexer and demultiplexer based on adiabatic couplers," Optics Letters 38, 3468-3470 (2013).
- [7] L. Zhang, S. Jie, and J. Xiao, "Broadband and scalable silicon-based mode multiplexer using subwavelength-grating-based adiabatic coupler," Journal of Nanophotonics 15, 046010 (2021).